


Pentium II, III Branch Target Buffer


TOPPING TOP TOPPING







Athlon BTAC Integrated into Instruction Cache













Ω way 3 4 Ω way 2 626 352, 454 way mux 606 A/B mux 608 В 4 624 Ω way 1 FITTING TO THE TOTAL 4 œ way 0 BTAC 4 622 virtual address tags 602 614 495 618 way 0 way 1 way 2 way 3 control logic 404 comparators 604 452 616 495

612




BTAC Entry


√ 602



Speculative Branching Operation



Target Address Selection Example



<u>Detection and Correction of</u> Speculative Branch Misprediction

FIG. 11

Previous Code Sequence:

0x00000010 JMP 0x00001234

. . .

Current Code Sequence:

0x00000010 ADD ;address 0x00000010 hits in BTAC generating a TA value of 0x00001234

...

0x00001234 SUB 0x00001236 INC

clock →	1	2	3	4	5	6	7
I-stage	ADD	X	X	SUB	INC	Х	ADD
B-stage		ADD	X	X	SUB	Х	Χ
U-stage			ADD	X	Х	X	X
V-stage				ADD	X	X	X
F-stage					ADD	X	X


Cycle 1 = BTAC and I-cache access cycle

Cycle 4 = speculative branch cycle

Cycle 5 = speculative branch error detection cycle


Cycle 6 = BTAC invalidate cycle


Cycle 7 = speculative branch error correction cycle




Hybrid Speculative Branch Direction Predictor

1200






Selective Override of BTAC Prediction Operation



BTAC A/B Replacement Apparatus







FIG. 18 include VALID bits; -don't include T/NT bits dual-ported single-ported 1842 442 1514 495 T/NT T/NT A/B entry entry mux LRU Α В В update IP **1506** 722B 722A 602B 1504 <u>602A</u> 1512 1812 / 612 626 624 402 1516 control logic <u>404</u> LastWritten 1502

BTAC A/B Replacement Apparatus (Alt. Embodiment)

shared globally by all BTAC entries



BTAC A/B/C Replacement Apparatus